Quantcast
Channel: hardware accelerator – Tech Design Forum
Browsing latest articles
Browse All 20 View Live

Image may be NSFW.
Clik here to view.

Achronix moves into embedded FPGA

Achronix has decided to offer the FPGA technology it has developed for its own standalone parts as a set of embeddable cores in the belief that changes in the market make the concept of inserting FPGA...

View Article


ARM brings security to Cortex-M family

ARM has launched the first of a series of Cortex-M series microcontrollers based on the V8M architecture that incorporate the Trustzone security mechanism. “The principle of Trustzone is to isolate...

View Article


MTAPI library adds patterns for heterogeneous multicore

Siemens has published version 1.0 of its task-management library Embedded Multicore Building Blocks (EMB2) to Github. The latest major release of the open-source library introduces C++ wrappers,...

View Article

Group to build CCIX accelerator test chip

ARM, Xilinx, Cadence Design Systems, and TSMC have agreed to produce a test chip for the Cache Coherent Interconnect for Accelerators (CCIX) project. The test chip is designed to demonstrate how...

View Article

Cloud makes hardware acceleration more accessible

At this year’s Design Automation Conference (DAC), Cadence Design Systems and Mentor, a Siemens business, publicly announced they had put hardware emulators in the cloud to make it easier for customers...

View Article


Netronome launches chiplet initiative for network-accelerator SIPs

Data-center networking specialist Netronome has recruited a number of silicon makers and IP suppliers to a standard for chiplet designs that can be used in SIPs for edge computers and servers....

View Article

Image may be NSFW.
Clik here to view.

PCI may provide key to OCP chiplet standard

A group set up by Netronome and a small group of IP and silicon vendors to create standards for chiplets to be used in server accelerators is looking to base the core inter-die communications interface...

View Article

Xilinx aims for software flow with Vitis

Xilinx has released the first version of its Vitis development environment as the company aims to capture a user base that is more used to software than hardware tools. With customers adopting AI as...

View Article


DAC prepares for winter show

The program for the Design Automation Conference, which returns to a physical format in December, is online and is running its I Love DAC promotion for free access until the end of this month (October...

View Article


Open-source EDA grapples with the incentives issue

This summer, the project and funding that led to the creation of the OpenRoad open-source RTL-to-GDS toolchain draws to a close. In 2018, US defense research agency DARPA backed the development of the...

View Article
Browsing latest articles
Browse All 20 View Live